



**Electronics & ICT Academy**  
**Indian Institute of Technology Guwahati**  
An Initiative of Ministry of Electronics & Information  
Technology (MeitY), Government of India



Ref No.: EICT-130/2018-2019/FDP/022

## Grade Certificate

**Name of Participant** : Dr. P Saravanan  
**Father's Name** : Mr. S P R Paramasivam  
**Mother's Name** : Ms. P Sulochana  
**Date of Birth** : 08/06/1980  
**Course Name** : Xilinx SoC: FPGA Based Design  
**Duration** : 30 July – 03 August, 2018

Evaluation	Total Marks	Marks Obtained	Percentage
Theory	50	46	88.00
Practical	50	42	
<b>Total</b>	100	88	

**Awarded Grade is "A"**

*(Refer overleaf for the grading formula)*

*Ratnajit Bhattacharjee*  
**Prof. Ratnajit Bhattacharjee**  
Principal Investigator

*Gaurav Trivedi*  
**Dr. Gaurav Trivedi**  
Co-Principal Investigator



**Electronics & ICT Academy**  
**Indian Institute of Technology Guwahati**  
An Initiative of Ministry of Electronics & Information  
Technology (MeitY), Government of India



Ref No.: EICT-130/2018-2019/FDP/030


## Grade Certificate


**Name of Participant** : Dr. Rajalakshmi K  
**Father's Name** : Mr. A. Karuppuswamy  
**Mother's Name** : Ms. K. Jegathambal  
**Date of Birth** : 19/11/1972  
**Course Name** : Xilinx SoC: FPGA Based Design  
**Duration** : 30 July – 03 August, 2018

Evaluation	Total Marks	Marks Obtained	Percentage
Theory	50	40	71.00
Practical	50	31	
<b>Total</b>	100	71	

***Awarded Grade is "B"***

*(Refer overleaf for the grading formula)*

  
**Prof. Ratnajit Bhattacharjee**  
Principal Investigator

  
**Dr. Gaurav Trivedi**  
Co-Principal Investigator